VIA PadLock

1

VIA PadLock is a central processing unit (CPU) instruction set extension to the x86 microprocessor instruction set architecture (ISA) found on processors produced by VIA Technologies and Zhaoxin. Introduced in 2003 with the VIA Centaur CPUs, the additional instructions provide hardware-accelerated random number generation (RNG), Advanced Encryption Standard (AES), SHA-1, SHA256, and Montgomery modular multiplication.

Instructions

The PadLock instruction set can be divided into four subsets: The padlock capability is indicated via a instruction with. If the resultant, the CPU is aware of Centaur features. An additional request with then returns PadLock support in. The padlock capability can be toggled on or off with. VIA PadLock found on some Zhaoxin CPUs have SM3 hashing and SM4 block cipher added.

CPUs with PadLock

Supporting software

This article is derived from Wikipedia and licensed under CC BY-SA 4.0. View the original article.

Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc.
Bliptext is not affiliated with or endorsed by Wikipedia or the Wikimedia Foundation.

Edit article