The Elbrus 2000 (or e2k; ) is a Russian 512-bit wide VLIW microprocessor developed by Moscow Center of SPARC Technologies (MCST) and fabricated by TSMC. It supports two instruction set architectures (ISA): Elbrus VLIW and Intel x86 (a complete, system-level implementation with a software dynamic binary translation virtual machine, similar to Transmeta Crusoe). Due to its unique architecture, the Elbrus 2000 can execute 20 instructions per clock, so even with its modest clock speed it can compete with much faster clocked superscalar microprocessors when running in native VLIW mode. For security reasons, the Elbrus 2000 architecture implements dynamic data type-checking during execution. In order to prevent unauthorized access, each pointer has additional type information that is verified when the associated data is accessed.

Supported operating systems

Elbrus 2000 information

Comparative

Note: in the "Year" column the date of completion of the development work on the creation of the "microcircuit" is indicated. The appearance on the market of ready-made computing modules and machines takes at least 1 year, and multiprocessor systems and complex computing systems – at least 2 years.

Successors